A readout circuit with low leakage current is presented which performs leakage current suppression and integration linearity enhancement. An additional transmission gate is added to suppress the leakage current by forcing each end of MOSFETs in the transmission gate to be equal so that the discharge circuit of integration capacitor can be completely cut off when the integration circuit is at the stage of integration. It is simulated and implemented in a standard 0.18-µm CMOS process. The results show the leakage current is reduced to 1.5 nA which is 4 times lower compared with conventional circuit. The linearity of integration is 99.9% in proposed integration circuit.
Introduction
The capacitive trans-impedance amplifier (CTIA) is widely used in readout circuits of detectors because of its good performance [1] . However, in the conventional reset stage of CTIA, there have leakage currents when the transmission gate (TG) is turned off. These leakage currents cause the nonlinear phenomenon of integration voltage, especially when the photo-generated current of detectors is at pA level or less. In order to reduce leakage currents when the switch is turned off, Zou [2] added 12 MOSFETs to form Dynamic Switch Leakage Compensation structure. Jin Jyh Su [3] and Ishida [4] added 10 and 8 MOSFETs to suppress leakage currents respectively. Although these methods can effectively reduce leakage currents, they are accomplished at the expense of area. For pixel-level cell circuits, these methods are obviously not available. We propose a new structure with only four MOSFETs to suppress leakage currents in readout circuit. This structure can suppress leakage currents to improve the linearity of integration voltage with at least 50% less circuit area.
Structure of Readout Circuit
The proposed readout circuit with low leakage current is shown in Fig. 1 . The circuit consists of three parts: Part I: the equivalent model of UFPA, Part II: capacitive trans-impedance amplifier (CTIA) for the integration circuit and part III: Correlated Double Sampling (CDS) structure for the sampling circuit. 
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In Part I, UFPA is considered as a photodiode in parallel with a capacitor CIN to generate detect current Idet. The charge pulse caused by Idet is integrated on integration capacitor CFB of CTIA in Part II and provides the integration voltage Vint at output. Next Vint is sampled and output in Part III.
In Part II, the capacitor CFB is in the feedback path and used to integrate input signal from Part I. PMOS transistor M2, transmission gage T1, NMOS M1 and transmission gage T2 form the reset switch of the integration circuit to discharge CFB before the next integration time comes.
In conventional circuit, T2 is the only reset switch to discharge CFB. Turning on T2 resets CTIA and set the output of CTIA to Vref. Then, turning off T2 makes CFB be charged by Idet during one integration time. Considering the non-ideal characteristics of the switch, a low current is extracted from CFB and CIN and flows through T2 at the integration stage of the integration circuit. The leakage current ILKG in the CTIA is the sum of IC_FB and Idet:
The ratio of IC_FB and Idet is given by:
Where A represents the open-loop gain of the operational amplifier (OPA) in CTIA. Generally, A is large, so IC_FB is much larger than Idet, which means ILKG is dominated by IC_FB. We can have:
Where ΔT is integration time and ΔVint is the voltage swing after an integration time. As shown in Eq. 3, ILKG is proportional to CFB and ΔVint when CTIA is at the integration stage. As long as the leakage current passes through T2, it affects the integration output Vint and makes integration worse.
It should be noted that when the reset switch is turned off, the main reason for the current flowing through the reset switch is the potential difference in the internal P-N junction of MOSFETs [5, 6] .
To remove this difference, we designed the reset switch part of CTIA as shown in Fig. 1 . This reset switch consists of not only the transmission gate T2, but also another transmission gate T1, NMOS transistor M1 and PMOS transistor M2. The timing waveforms of T1 and T2 are shown in Fig. 2 . When RES goes to high level and RESB goes to low level, the integration circuit is at the reset stage. T1, T2 and M2 are turned on and M1 is turned off. CFB discharges through T1 and T2. M2 is turned on to absorb the charge in the circuit to establish its own channel, consequently the potential of CFB can be reset to a lower voltage value than Vref. When RES turns from high level to low level and RESB turns from low level to high level, the integration circuit enters the integration stage. T1, T2 and M2 are turned off, M1 is turned on, and CFB is charged. The voltage of the right end of T1 is clamped to approximate Vref because of the turning on of M1 and the left end of T1 will be stabilized to Vref as well because of the function of the OPA. At this time, the voltage of input, output and the body in T1 are all set to Vref, so the P-N junction potential difference in T1 is 0. The leakage current in T1 and T2 is suppressed.
CDS structure in Part III is used for sampling circuit. CDS realizes its capabilities through two periods: (i) Before the reset completes, sh1 and sh2 go to high level, the circuit takes the first sampling. After a period of time, sh1 turns from high level to low level. The noise voltage and initial voltage of the integration circuit are sampled on CSH. At this time, the upper plate potential of CSH is the sum of noise voltage and initial voltage, while the lower plate potential is 0. (ii) After the integration completes, sh1 goes to high level and sh2 turns from high level to low level, the second sampling is carried out. Because the charge on the capacitor cannot mutate, the potential of the lower plate of CSH becomes the integration output voltage Vint, so the structure can effectively remove the noise effect.
Simulation Results
The proposed readout circuit is implemented and simulated in a 0.18-µm standard CMOS process. The comparison of ILKG in integration circuit with or without M1, T1 and M2 is shown in Fig. 3 . Line a shows the ILKG is about 6 nA in the traditional integration circuit of which the reset switch just consists of T2 for the input current Idet of 300 fA. Line b shows the ILKG is about 1.5 nA in our integration circuit of which the reset switch consists of M1, T1, M2 and T2. The leakage current of proposed structure is about 4 times lower than traditional one. The proposed readout circuit can effectively suppress leakage current. Vint is measured when Idet is set from 0.1 pA to 0.6 pA and Vref is set to 600 mV. The waveforms of Vint in the structure without M1, T1 and M2 show an initial voltage of 600 mV and a low accuracy of linearity (Fig. 4 (a) ). The waveforms of Vint in the structure with M1, T1 and M2 have been presented in Fig. 4 (b) . The initial voltage of Vint is reduced to 130 mV, thus the output with larger integration range can be obtained. 
Conclusion
We have proposed a readout circuit with low leakage current which performs leakage current suppression and integration linearity enhancement. On the basis of transmission gage T2, additional NMOS transistor M1, transmission gate T1 and PMOS transistor M2 are added to force the voltage of each end of MOSFETs in T1 to be equal, thus leakage current can be suppressed. The advantage of this design is its low leakage current, high integration linearity and wide output range with less circuit area. Using a standard 0.18-µm CMOS process, the leakage current in proposed integration circuit can be reduced to 1.5 nA which is 4 times lower than in traditional one, and the integration linearity is measured as 99.9%. Compared with conventional readout circuit, the proposed integration structure yields efficient leakage current reduction with less additional components.
